openhwgroup / cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
See what the GitHub community is most excited about today.
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Hello world in every computer language. Thanks to everyone who contributes to this, make sure to see contributing.md for contribution instructions!
AMD's Machine Intelligence Library
HD patch for Halo 2 on the original Xbox
My work through the nand2tetris projects
An introduction to ARM64 assembly on Apple Silicon Macs
A blazingly fast JSON serializing & deserializing library
File formats dissections and more...
A CPU tool for benchmarking the peak of floating points
Original Apollo 11 Guidance Computer (AGC) source code for the command and lunar modules.
Reed-Solomon Erasure Coding in Go
A FPGA friendly 32 bit RISC-V CPU implementation
Working draft of the proposed RISC-V V vector extension
CPU miner for Litecoin and Bitcoin
A FREE comprehensive reverse engineering tutorial covering x86, x64, 32-bit ARM & 64-bit ARM architectures.
A repo to contribute in open source via README only. A dream repo for open source beginner
Multilingual BLS12-381 signature library
a simple firmware package for a MIPS-powered TV remote
Pregenerated data for ICU library
A cross-platform x86 assembler with an Intel-like syntax
The CY8CKIT-062S2-43012 Board Support Package (BSP) provides startup and initialization code for the board.